The Platform Viability theme

Post-Si Validation Challenges and Opportunities: A CAD Perspective
Post-Silicon Validation of CMP Cache Protocols
Coverage Metrics for Post-Silicon Validation
Post-Silicon Validation of Robust Systems IFRA + QED
Analog Circuit Verification by Statistical Model Checking
Architecture-aware Analysis of Concurrent Software
Grace: Safe Multithreaded Programming for C/C++
Challenges and Opportunities in Designing Robust Ultra-Low Power Integrated Microsystems
Be Assertiive to Be Resilient
Electrical Validation Challenges What will the future be like?
Tera-scale Computing Research Addressing the challenges of mainstream parallel computing
GSRC: Center Overview
FCRP - Connectivity Cross-Cut Workshop
Architecture-aware Analysis of Concurrent Software
Validation Challenges in Firmware and Low Level Software
Cross-Cut Theme: Network Connectivity
Theme Overview: Viability
Center Overview
Post-Silicon Validation
Integrated Verification of Embedded Software and Hardware
Uncore Verification
AMS/RF Test and Validation
SoC Test and Diagnosis
Design and Verification of Concurrency Abstractions
Viability Working Theme Meeting Introduction

You are not logged in