The Resilient Systems theme

Power-Aware Dynamic Control of Error-Resilience Mechanisms
Variability at Low Voltages: SRAM, Error Tolerance
Surviving Memory and Concurrency Errors
Post-Silicon Fault Localisation Using SAT and Backbones
Algorithmic Techniques for Fault Tolerance for Sparse Linear Algebra
ParaFin: A Framework for Parameterized Model Checking of Fine Grained Concurrency
Relyzer: Application Resiliency Analyzer for Transients Faults
Parallel Assertions for Debugging Parallel Programs
CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions
Functional Correctness for CMP Interconnects
A Systematic Methodology to Develop Resilient Cache Coherence Protocols
Scalable Security Vulnerability Analysis via Sampling
Formally Enhanced Runtime Verification for NoCs
Predicting Serializability Violations: SMT-based Search vs. DPOR-based Search

You are not logged in