Search: 
GSRC Student Profile:

Ying-Chih Wang

(For more contact info, please log in.)

Carnegie Mellon University
Advisor: Edmund M. Clarke

GSRC theme:  viability
Expected graduation:  Jun, 2014

Research Overview:  Analog circuit designs verification by statistical model checking

Our research focuses on verification of analog designs under process variation. Current research includes statistical model checking of analog designs and investigating the possibility of introducing importance sampling for statistical model checking of analog circuit designs.
You are not logged in
©1998-2012 GSRC