Research Overview: Low power interconnection networks
My research focus on design space exploration for on-chip interconnection networks. The purpose of this work is to explore different interconnection network architectures and find suitable design architectures that satisfy designer's power/performance/temperature constraints at early design stage.
