Search: 
 
Commands
  Search pubs database

Quick search by ...
Theme
  alternative
concurrent
core
resilient
heterogeneous
infrastructure
microarch
power
reliable
roadmap
self_test
soft
verification

Design Driver
  driver
ambient
gateway
Year
  2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998


Group
  2006faculty
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 Quantifying Error in Dynamic Power Estimation of CMOS Circuits
Puneet Gupta, Andrew Kahng

Citation
Puneet Gupta, Andrew Kahng. "Quantifying Error in Dynamic Power Estimation of CMOS Circuits". Proc. IEEE Intl. Symp. on Quality Electronic Design, pp. 273-278, March, 2003.

Abstract
Conventional power estimation techniques are prone to many sources of error. With increasing dominance of coupling capacitances, capacitive coupling potentially contributes significantly to UDSM power consumption. We analyze potential sources of inaccuracy in power estimation, focusing on those due to coupling. Our results suggest that traditional power estimates can be off by as much as 50%.

Electronic downloads

  • c152.pdf · application/pdf · 96 kbytes

Citation formats  

  • HTML
    Puneet Gupta, Andrew Kahng. <a
    href="http://www.gigascale.org/pubs/466.html">Quantifying
    Error in Dynamic Power Estimation of CMOS
    Circuits</a>, Proc. IEEE Intl. Symp. on Quality
    Electronic Design, pp. 273-278, March, 2003.
  • Plain text
    Puneet Gupta, Andrew Kahng. "Quantifying Error in Dynamic
    Power Estimation of CMOS Circuits". Proc. IEEE Intl. Symp.
    on Quality Electronic Design, pp. 273-278, March, 2003.
  • BibTeX
    @inproceedings{GuptaKahng03_QuantifyingErrorInDynamicPowerEstimationOfCMOSCircuits,
        author = {Puneet Gupta and Andrew Kahng},
        title = {Quantifying Error in Dynamic Power Estimation of
                  CMOS Circuits},
        booktitle = {Proc. IEEE Intl. Symp. on Quality Electronic Design},
        pages = {pp. 273-278},
        month = {March},
        year = {2003},
        abstract = {Conventional power estimation techniques are prone
                  to many sources of error. With increasing
                  dominance of coupling capacitances, capacitive
                  coupling potentially contributes significantly to
                  UDSM power consumption. We analyze potential
                  sources of inaccuracy in power estimation,
                  focusing on those due to coupling. Our results
                  suggest that traditional power estimates can be
                  off by as much as 50%. },
        URL = {http://www.gigascale.org/pubs/466.html}
    }
    

Posted by Qinke Wang on 25 Feb 2004..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2008 GSRC