Search: 
 
Commands
  Search pubs database

Quick search by ...
Theme
  alternative
core
concurrent
resilient
self_test
heterogeneous
infrastructure
microarch
power
reliable
soft
verification
roadmap

Design Driver
  driver
Year
  2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998


Group
  2006faculty
alternative
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrcexec
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 Preserving Synchronizing Sequences of Sequential Circuits After Retiming
Maher Mneimneh, Karem Sakallah, John Moondanos

Citation
Maher Mneimneh, Karem Sakallah, John Moondanos. "Preserving Synchronizing Sequences of Sequential Circuits After Retiming". 2004 Asia and South Pacific Design Automation Conference, 6, January, 2004.

Abstract
We propose a novel approach to preserve the synchronizing sequences of a circuit after retiming. The significance of this problem stems from the necessity of maintaining correct initialization of circuits after retiming optimizations. It has been previously shown that forward retiming moves across fanout stems can destroy a synchronizing sequence. We build on this observation and introduce the notion of “invalid states” that might arise due to forward moves. We show that the set of synchronizing sequences of a given circuit can be preserved by modifying transitions from those invalid states. We present an algorithm that implicitly computes the set of invalid states. Then, we describe a post-retiming synthesis step that incrementally resynthesizes some next-state functions to alter the behavior of invalid states to ensure correct post-retiming initialization. We report promising experimental results on the ISCAS 89 benchmarks and on a set of retimed circuits from an Intel Pentium-III class microprocessor.

Electronic downloads

Citation formats  

  • HTML
    Maher Mneimneh, Karem Sakallah, John Moondanos. <a
    href="http://www.gigascale.org/pubs/444.html">Preserving
    Synchronizing Sequences of Sequential Circuits After
    Retiming</a>, 2004 Asia and South Pacific Design
    Automation Conference, 6, January, 2004.
  • Plain text
    Maher Mneimneh, Karem Sakallah, John Moondanos. "Preserving
    Synchronizing Sequences of Sequential Circuits After
    Retiming". 2004 Asia and South Pacific Design Automation
    Conference, 6, January, 2004.
  • BibTeX
    @inproceedings{MneimnehSakallahMoondanos04_PreservingSynchronizingSequencesOfSequentialCircuits,
        author = {Maher Mneimneh and Karem Sakallah and John
                  Moondanos},
        title = {Preserving Synchronizing Sequences of Sequential
                  Circuits After Retiming},
        booktitle = {2004 Asia and South Pacific Design Automation
                  Conference},
        pages = {6},
        month = {January},
        year = {2004},
        abstract = {We propose a novel approach to preserve the
                  synchronizing sequences of a circuit after
                  retiming. The significance of this problem stems
                  from the necessity of maintaining correct
                  initialization of circuits after retiming
                  optimizations. It has been previously shown that
                  forward retiming moves across fanout stems can
                  destroy a synchronizing sequence. We build on this
                  observation and introduce the notion of “invalid
                  states” that might arise due to forward moves. We
                  show that the set of synchronizing sequences of a
                  given circuit can be preserved by modifying
                  transitions from those invalid states. We present
                  an algorithm that implicitly computes the set of
                  invalid states. Then, we describe a post-retiming
                  synthesis step that incrementally resynthesizes
                  some next-state functions to alter the behavior of
                  invalid states to ensure correct post-retiming
                  initialization. We report promising experimental
                  results on the ISCAS 89 benchmarks and on a set of
                  retimed circuits from an Intel Pentium-III class
                  microprocessor.},
        URL = {http://www.gigascale.org/pubs/444.html}
    }
    

Posted by Aaron Walburg on 18 Feb 2004..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2009 GSRC