Search: 
 
Commands
  Search pubs database

Quick search by ...
Theme
  alternative
concurrent
core
resilient
heterogeneous
infrastructure
microarch
power
reliable
roadmap
self_test
soft
verification

Design Driver
  driver
ambient
gateway
Year
  2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998


Group
  2006faculty
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization of Processors
Sung-Boem Park, Subhasish Mitra

Citation
Sung-Boem Park, Subhasish Mitra. "IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization of Processors". Design Automation Conference, June, 2008.

Abstract
The objective of IFRA, Instruction Footprint Recording and Analysis, is to overcome the challenges associated with a very expensive step in post-silicon validation of processors – bug localization in a system setup. IFRA consists of special design and analysis techniques required to bridge a major gap between system-level and circuit-level debug. Special hardware recorders, called Footprint Recording Structures (FRS’s), record semantic information about data and control flows of instructions passing through various design blocks of a processor. This information is recorded concurrently during normal operation of a processor in a post-silicon system validation setup. Upon detection of a problem, the recorded information is scanned out and analyzed for bug localization. Special program analysis techniques, together with the binary of the application executed during post-silicon validation, are used for the analysis. IFRA does not require full system-level reproduction of bugs or system-level simulation. Simulation results on a complex super-scalar processor demonstrate that IFRA is effective in accurately localizing bugs with very little impact on overall chip area.

Electronic downloads

Citation formats  

  • HTML
    Sung-Boem Park, Subhasish Mitra. <a
    href="http://www.gigascale.org/pubs/1312.html">IFRA:
    Instruction Footprint Recording and Analysis for
    Post-Silicon Bug Localization of Processors</a>,
    Design Automation Conference, June, 2008.
  • Plain text
    Sung-Boem Park, Subhasish Mitra. "IFRA: Instruction
    Footprint Recording and Analysis for Post-Silicon Bug
    Localization of Processors". Design Automation Conference,
    June, 2008.
  • BibTeX
    @inproceedings{ParkMitra08_IFRAInstructionFootprintRecordingAnalysisForPostSilicon,
        author = {Sung-Boem Park and Subhasish Mitra},
        title = {IFRA: Instruction Footprint Recording and Analysis
                  for Post-Silicon Bug Localization of Processors},
        booktitle = {Design Automation Conference},
        month = {June},
        year = {2008},
        abstract = {The objective of IFRA, Instruction Footprint
                  Recording and Analysis, is to overcome the
                  challenges associated with a very expensive step
                  in post-silicon validation of processors – bug
                  localization in a system setup. IFRA consists of
                  special design and analysis techniques required to
                  bridge a major gap between system-level and
                  circuit-level debug. Special hardware recorders,
                  called Footprint Recording Structures (FRS’s),
                  record semantic information about data and control
                  flows of instructions passing through various
                  design blocks of a processor. This information is
                  recorded concurrently during normal operation of a
                  processor in a post-silicon system validation
                  setup. Upon detection of a problem, the recorded
                  information is scanned out and analyzed for bug
                  localization. Special program analysis techniques,
                  together with the binary of the application
                  executed during post-silicon validation, are used
                  for the analysis. IFRA does not require full
                  system-level reproduction of bugs or system-level
                  simulation. Simulation results on a complex
                  super-scalar processor demonstrate that IFRA is
                  effective in accurately localizing bugs with very
                  little impact on overall chip area.},
        URL = {http://www.gigascale.org/pubs/1312.html}
    }
    

Posted by Subhasish Mitra on 1 Jul 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2008 GSRC