Search: 
 
Commands
  Search database
  Annual Summary 07-08:
        Full Summary

Quick search by ...
Theme
  alternative
concurrent
core
resilient
heterogeneous
infrastructure
microarch
power
reliable
roadmap
self_test
soft
verification

Design Driver
  driver
ambient
gateway
Year
  2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998

Group
  2006faculty
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 Node criticality computation for circuit timing analysis and optimization under NBTI effect
Wenping Wang, Kevin Cao

Citation
Wenping Wang, Kevin Cao. "Node criticality computation for circuit timing analysis and optimization under NBTI effect". ISQED, March, 2008.

Abstract
For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable and continuous efforts on modeling and characterization of NBTI-caused delay degradation at different design levels. Searching for solutions which can effectively reduce NBTI impact on circuit delay is still under way. In this work, we use node criticality computation to drive NBTI aware timing analysis and optimization. Circuits after being applied this optimization flow show strong resistance to NBTI delay degradation. Particularly, for the first time, we propose node criticality computation algorithm under the NBTI aware timing analysis and optimization framework and give answers to the following questions which have not been answered yet. They are: (1) how to define node criticality in a circuit under NBTI effect; (2) how to find the critical nodes which once are protected NBTI timing degradation will be effectively reduced. Experimental results show that by protecting the critical nodes found by this framework, circuit delay degradation can be reduced by up to 50%.

Electronic downloads

Citation formats  

  • HTML
    Wenping Wang, Kevin Cao. <a
    href="http://www.gigascale.org/pubs/1279.html">Node
    criticality computation for circuit timing analysis and
    optimization under NBTI effect</a>, ISQED, March, 2008.
  • Plain text
    Wenping Wang, Kevin Cao. "Node criticality computation for
    circuit timing analysis and optimization under NBTI effect".
    ISQED, March, 2008.
  • BibTeX
    @inproceedings{WangCao2008,
        author = {Wenping Wang and Kevin Cao},
        title = {Node criticality computation for circuit timing
                  analysis and optimization under NBTI effect},
        booktitle = {ISQED},
        month = {March},
        year = {2008},
        URL = {http://www.gigascale.org/pubs/1279.html}
    }
    

Posted by Wenping Wang on 21 Apr 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2008 GSRC