Search: 
 
Commands
  Search pubs database

Quick search by ...
Theme
  alternative
core
concurrent
resilient
self_test
heterogeneous
infrastructure
microarch
power
reliable
soft
verification
roadmap

Design Driver
  driver
Year
  2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998


Group
  2006faculty
alternative
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrcexec
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 Analysis and solutions to Issue Queue Process Variation
Niranjan Soundararajan, Aditya Yanamandra, Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Anand Sivasubramaniam, Mary Jane Irwin

Citation
Niranjan Soundararajan, Aditya Yanamandra, Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Anand Sivasubramaniam, Mary Jane Irwin. "Analysis and solutions to Issue Queue Process Variation". Dependable Systems and Networks - DCCS, June, 2008.

Abstract
The last few years have witnessed an unprecedented explosion in transistor densities. Diminutive feature sizes have enabled microprocessor designers to break the billion-transistors per chip mark. However various new reliability challenges such as Process Variation (PV) have emerged that can no longer be ignored by chip designers. In this paper, we provide a comprehensive analysis of the effects of PV on the microprocessor’s Issue Queue. Variations can slow down issue queue entries and result in as much as 20.5% performance degradation. To counter this, we look at different solutions that include Instruction Steering, Operand- and Port- switching mechanisms. Given that PV is non-deterministic at design-time, our mechanisms allow the fast and slow issue-queue entries to co-exist in turn enabling instruction dispatch, issue and forwarding to proceed with minimal stalls. Evaluation on a detailed simulation environment indicates that the proposed mechanisms can reduce performance degradation due to PV to a low 1.3%.

Electronic downloads
Confidential. This publication has been marked by the author for GSRC-only distribution, so electronic downloads are not available without logging in.

Citation formats  

  • HTML
    Niranjan Soundararajan, Aditya Yanamandra, Chrysostomos
    Nicopoulos, Vijaykrishnan Narayanan, Anand Sivasubramaniam,
    Mary Jane Irwin. <a
    href="http://www.gigascale.org/pubs/1264.html">Analysis
    and solutions to Issue Queue Process Variation</a>,
    Dependable Systems and Networks - DCCS, June, 2008.
  • Plain text
    Niranjan Soundararajan, Aditya Yanamandra, Chrysostomos
    Nicopoulos, Vijaykrishnan Narayanan, Anand Sivasubramaniam,
    Mary Jane Irwin. "Analysis and solutions to Issue Queue
    Process Variation". Dependable Systems and Networks - DCCS,
    June, 2008.
  • BibTeX
    @inproceedings{SoundararajanYanamandraNicopoulosNarayananSivasubramaniam08_AnalysisSolutionsToIssueQueueProcessVariation,
        author = {Niranjan Soundararajan and Aditya Yanamandra and
                  Chrysostomos Nicopoulos and Vijaykrishnan
                  Narayanan and Anand Sivasubramaniam and Mary Jane
                  Irwin},
        title = {Analysis and solutions to Issue Queue Process
                  Variation},
        booktitle = {Dependable Systems and Networks - DCCS},
        month = {June},
        year = {2008},
        abstract = {The last few years have witnessed an unprecedented
                  explosion in transistor densities. Diminutive
                  feature sizes have enabled microprocessor
                  designers to break the billion-transistors per
                  chip mark. However various new reliability
                  challenges such as Process Variation (PV) have
                  emerged that can no longer be ignored by chip
                  designers. In this paper, we provide a
                  comprehensive analysis of the effects of PV on the
                  microprocessor’s Issue Queue. Variations can slow
                  down issue queue entries and result in as much as
                  20.5% performance degradation. To counter this, we
                  look at different solutions that include
                  Instruction Steering, Operand- and Port- switching
                  mechanisms. Given that PV is non-deterministic at
                  design-time, our mechanisms allow the fast and
                  slow issue-queue entries to co-exist in turn
                  enabling instruction dispatch, issue and
                  forwarding to proceed with minimal stalls.
                  Evaluation on a detailed simulation environment
                  indicates that the proposed mechanisms can reduce
                  performance degradation due to PV to a low 1.3%.},
        URL = {http://www.gigascale.org/pubs/1264.html}
    }
    

Posted by Niranjan Soundararajan on 2 Apr 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2009 GSRC