Citation
Amit Kumar, Partha Kundu, Arvind Singh, Li-Shiuan Peh, Niraj Jha. "A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS". International Conference on Computer Design (ICCD), October, 2007.

Abstract
As chip multiprocessors (CMPs) become the only viable way to scale up and utilize the abundant transistors made available in current microprocessors, the design of on-chip networks is becoming critically important. These networks face unique design constraints and are required to provide extremely fast and high bandwidth communication, yet meet tight power and area budgets. In this paper, we present a detailed design of our on-chip network router targeted at a 36-core shared-memory CMP system in 65nm technology. Our design targets an aggressive clock frequency of 3.6GHz, thus posing tough design challenges that led to several unique circuit and microarchitectural innovations and design choices, including a novel high throughput and low latency switch allocation mechanism, a non-speculative single-cycle router pipeline which uses advanced bundles to remove control setup overhead, a low-complexity virtual channel allocator and a dynamically-managed shared buffer design which uses prefetching to minimize critical path delay. Our router takes up 1.19mm2 area and expends 551 mW power at 10% activity, delivering a single-cycle no-load latency at 3.6GHz clock frequency while achieving a peak switching data rate in excess of 4.6Tbits/s per router node.

Electronic downloads

• kumar_iccd07.pdf · application/pdf · 345 kbytes

Citation formats

• HTML

  Amit Kumar, Partha Kundu, Arvind Singh, Li-Shiuan Peh, Niraj
  Jha. <a
  href="http://www.gigascale.org/pubs/1218.html">A
  4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel
  Switch Allocator in 65nm CMOS</a>, International
  Conference on Computer Design (ICCD), October, 2007.

• Plain text

  Amit Kumar, Partha Kundu, Arvind Singh, Li-Shiuan Peh, Niraj
  Jha. "A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a
  Novel Switch Allocator in 65nm CMOS". International
  Conference on Computer Design (ICCD), October, 2007.

• BibTeX

  @inproceedings{KumarKunduSinghPehJha2007,
      author = {Amit Kumar and Partha Kundu and Arvind Singh and
                Li-Shiuan Peh and Niraj Jha},
      title = {A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a
                Novel Switch Allocator in 65nm CMOS},
      booktitle = {International Conference on Computer Design (ICCD)},
      month = {October},
      year = {2007},
      URL = {http://www.gigascale.org/pubs/1218.html}
  }
  

Posted by Amit Kumar on 30 Jan 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.