Citation
Trevor Meyerowitz, Mirko Sauermann, Dominik Langen, Alberto Sangiovanni-Vincentelli. "Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor". Design Automation and Test Europe, (to appear), March, 2008.

Abstract
A generic and retargetable tool flow is presented that enables the export of timing data from software running on a cycle-accurate Virtual Prototype (VP) to a concurrent functional simulator. First, an annotation framework takes information gathered from running an application on the VP and automatically annotates the line-level delays back to the original source code. Then, a SystemC-based timed functional simulator runs the annotated source code much faster than the VP while preserving timing accuracy. This simulator is API-compatible with the multiprocessor's operating system. Therefore, it can compile and run unmodified applications on the host PC. This flow has been implemented for MuSIC(Multiple SIMD Cores), a heterogeneous multiprocessor developed at Infineon to support Software Defined Radio (SDR). When compared with an optimized cycle-accurate VP of MuSIC on a variety of tests, including a multiprocessor JPEG encoder, the accuracy is within 20%, with speedups from 10x to 1000x.

Electronic downloads

• IP_0781.pdf · application/pdf · 278 kbytes. (to appear in DATE'08)

Citation formats

• HTML

  Trevor Meyerowitz, Mirko Sauermann, Dominik Langen, Alberto
  Sangiovanni-Vincentelli. <a
  href="http://www.gigascale.org/pubs/1188.html">Source-Level
  Timing Annotation and Simulation for a Heterogeneous
  Multiprocessor</a>, Design Automation and Test Europe,
  (to appear), March, 2008.

• Plain text

  Trevor Meyerowitz, Mirko Sauermann, Dominik Langen, Alberto
  Sangiovanni-Vincentelli. "Source-Level Timing Annotation and
  Simulation for a Heterogeneous Multiprocessor". Design
  Automation and Test Europe, (to appear), March, 2008.

• BibTeX

  @inproceedings{MeyerowitzSauermannLangenSangiovanni-Vincentelli2008,
      author = {Trevor Meyerowitz and Mirko Sauermann and Dominik
                Langen and Alberto Sangiovanni-Vincentelli},
      title = {Source-Level Timing Annotation and Simulation for
                a Heterogeneous Multiprocessor},
      booktitle = {Design Automation and Test Europe},
      pages = {(to appear)},
      month = {March},
      year = {2008},
      URL = {http://www.gigascale.org/pubs/1188.html}
  }
  

Posted by Trevor Meyerowitz on 23 Jan 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.