Search: 
 
Commands
  Search database
  Annual Summary 07-08:
        Full Summary

Quick search by ...
Theme
  alternative
concurrent
core
resilient
heterogeneous
infrastructure
microarch
power
reliable
roadmap
self_test
soft
verification

Design Driver
  driver
ambient
gateway
Year
  2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998

Group
  2006faculty
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 An efficient method to identify critical gates under circuit aging
Wenping Wang, Zile Wei, Shengqi Yang, Kevin Cao

Citation
Wenping Wang, Zile Wei, Shengqi Yang, Kevin Cao. "An efficient method to identify critical gates under circuit aging". International Conference on Computer Aided Design, IEEE/ACM, 735-740, November, 2007.

Abstract
Negative Bias Temperature Instability (NBTI) is the leading factor of circuit performance degradation. Due to its complex dependence on operating conditions, especially signal probability, it is a tremendous challenge to accurately predict the degradation rate in reality. On the other hand, we demonstrate in this work that it is feasible to reliably predict the relative importance of gates under NBTI. By identifying critical gates that are the most important ones for timing degradation, we will be able to effectively protect the circuit from aging, with the minimum design overhead. The proposed method is based on a new timing analysis framework that integrates a NBTI aware library. For each potential critical path, we prove that there exists a particular signal probability, which leads to the worst case of timing degradation. The search of such worst case signal probability provides a safe guardband for the degradation, yet avoiding overly pessimistic analysis. By applying this method to ISCAS and ITC benchmark circuits at the 65nm node, we demonstrate that in average only 1% of total gates need to be protected in order to control the timing degradation within 10% in ten years. Since this method only requires one-time analysis of each critical path, it is very efficient in computation. With the information of critical gates available, it further enables other resilient design techniques to mitigate circuit aging under NBTI.

Electronic downloads

Citation formats  

  • HTML
    Wenping Wang, Zile Wei, Shengqi Yang, Kevin Cao. <a
    href="http://www.gigascale.org/pubs/1178.html">An
    efficient method to identify critical gates under circuit
    aging</a>, International Conference on Computer Aided
    Design, IEEE/ACM, 735-740, November, 2007.
  • Plain text
    Wenping Wang, Zile Wei, Shengqi Yang, Kevin Cao. "An
    efficient method to identify critical gates under circuit
    aging". International Conference on Computer Aided Design,
    IEEE/ACM, 735-740, November, 2007.
  • BibTeX
    @inproceedings{WangWeiYangCao2007,
        author = {Wenping Wang and Zile Wei and Shengqi Yang and
                  Kevin Cao},
        title = {An efficient method to identify critical gates
                  under circuit aging},
        booktitle = {International Conference on Computer Aided Design},
        organization = {IEEE/ACM},
        pages = {735-740},
        month = {November},
        year = {2007},
        URL = {http://www.gigascale.org/pubs/1178.html}
    }
    

Posted by Kevin Cao, Ph.D. on 23 Jan 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2008 GSRC