Citation
Girish V. Varatkar, Naresh Shanbhag. "Error-Resilient Motion Estimation Architecture". Transactions on VLSI Systems, January 2008.

Abstract
In this paper, we propose an energy-efficient motion estimation architecture. The proposed architecture employs the principle of error-resiliency to combat logic level timing errors that may arise in average-case designs in presence of process variations and/or due to overscaling of the supply voltage (voltage overscaling (VOS)) and thereby achieves power reduction. Error-resiliency is incorporated via algorithmic noise-tolerance (ANT). Referred to as input subsampled replica ANT (ISR-ANT), the proposed technique incorporates an input subsampled replica of the main sum-of-absolute-difference (MSAD) block for detecting and correcting errors in the MSAD block. Simulations show that the proposed technique can save up to 60% power over an optimal error-free system in a 130nm CMOS technology. These power savings increase to 78% in a 45nm predictive process technology. Performance of the ISR-ANT architecture in the presence of process variations indicates that average peak signal-to-noise ratio (PSNR) of the ISR-ANT architecture increases by up to 1.8dB over that of the conventional architecture in 130nm IBM process technology. Furthermore, the PSNR variation (sigma / mu) is also reduced by 7x over that of the conventional architecture at the slow corner while achieving a power reduction of 33%.

Electronic downloads

• Submission.pdf · application/pdf · 855 kbytes

Citation formats

• HTML

  Girish V. Varatkar, Naresh Shanbhag. <a
  href="http://www.gigascale.org/pubs/1163.html">Error-Resilient
  Motion Estimation Architecture</a>,
  <i>Transactions on VLSI Systems</i>, January
  2008.

• Plain text

  Girish V. Varatkar, Naresh Shanbhag. "Error-Resilient Motion
  Estimation Architecture". Transactions on VLSI
  Systems, January 2008.

• BibTeX

  @article{VaratkarShanbhag2008,
      author = {Girish V. Varatkar and Naresh Shanbhag},
      title = {Error-Resilient Motion Estimation Architecture},
      journal = {Transactions on VLSI Systems},
      month = {January},
      year = {2008},
      URL = {http://www.gigascale.org/pubs/1163.html}
  }
  

Posted by Girish V. Varatkar on 11 Jan 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.