Search: 
 
Commands
  Search database
  Annual Summary 07-08:
        Full Summary

Quick search by ...
Theme
  alternative
concurrent
core
resilient
heterogeneous
infrastructure
microarch
power
reliable
roadmap
self_test
soft
verification

Design Driver
  driver
ambient
gateway
Year
  2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998

Group
  2006faculty
bee2
bk_partitioning
bk_placement
bk_routing
bookshelf
embedded
fabricsthrust
faculty
fresco
gsrc
gsrcadmin
gsrc_faculty
gtx
infrax
marcov
mescal
metropolis
nexsis
polis
ptolemy
semantics
sig_modeling
sig_power
sig_uarch
sig_verification
testthrust
theme_leaders
 NoC Prototyping Using FPGAs: Challenges and Promising Results in NoC Prototyping Using FPGAs
Umit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Choudhary Puru, Diana Marculescu, Michael Kaufman, Nelson Peter

Citation
Umit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Choudhary Puru, Diana Marculescu, Michael Kaufman, Nelson Peter. "NoC Prototyping Using FPGAs: Challenges and Promising Results in NoC Prototyping Using FPGAs". IEEE Micro Special Issue on Interconnects for Multi-Core Chips, 27(5):86-95, September 2007.

Abstract
Although a significant amount of theoretical work supports the potential of NoC architectures, such results need to be demonstrated by actual implementations before the NoC paradigm becomes a reality. Besides demonstrating the feasibility of the overall approach, prototyping enables accurate evaluation of power, performance, area, and various design trade-offs. This article presents four NoC prototypes, discusses the challenges associated with their design, and assesses the potential of the NoC approach.

Electronic downloads

Citation formats  

  • HTML
    Umit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Choudhary
    Puru, Diana Marculescu, Michael Kaufman, Nelson Peter. <a
    href="http://www.gigascale.org/pubs/1162.html">NoC
    Prototyping Using FPGAs: Challenges and Promising Results in
    NoC Prototyping Using FPGAs</a>, <i>IEEE Micro
    Special Issue on Interconnects for Multi-Core
    Chips</i>, 27(5):86-95, September 2007.
  • Plain text
    Umit Y. Ogras, Radu Marculescu, Hyung Gyu Lee, Choudhary
    Puru, Diana Marculescu, Michael Kaufman, Nelson Peter. "NoC
    Prototyping Using FPGAs: Challenges and Promising Results in
    NoC Prototyping Using FPGAs". IEEE Micro Special Issue on
    Interconnects for Multi-Core Chips, 27(5):86-95,
    September 2007.
  • BibTeX
    @article{OgrasMarculescuLeePuruMarculescuKaufmanPeter2007,
        author = {Umit Y. Ogras and Radu Marculescu and Hyung Gyu
                  Lee and Choudhary Puru and Diana Marculescu and
                  Michael Kaufman and Nelson Peter},
        title = {NoC Prototyping Using FPGAs: Challenges and
                  Promising Results in NoC Prototyping Using FPGAs},
        journal = {IEEE Micro Special Issue on Interconnects for
                  Multi-Core Chips},
        volume = {27},
        number = {5},
        pages = {86-95},
        month = {September},
        year = {2007},
        URL = {http://www.gigascale.org/pubs/1162.html}
    }
    

Posted by Umit Y. Ogras on 10 Jan 2008..

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

 
You are not logged in
©1998-2008 GSRC