Prior to Intel, he worked at Semiconductor Complex Limited, India and at IBM EDA Labs, Fishkill, NY on physical design and timing convergence tool development and at Texas Instruments, San Jose, CA on early design planning solutions.

His areas of interest include sub-65nm process design rules, physical and timing convergence.