Search: 
 
View
  By topic
  As outline
  Fully expanded

Forum topics
  compiler-infrastructure
  arch-summaries
  compiler-summaries
  moc's
  network-drivers
  Presentations
  Princeton Presentation
  Simulator
  Reading List
  Design Examples
  Architecture Discussion
  Related Conferences
  Downloads
  DEPRECATED
  DEPRECATED
  Taxonomies

Articles
  Chip Photos
  GSRC_Dec_1999
  GSRC_June_2000
  GSRC_Sep_2000
  GSRC_DEC_2000
  GSRC Workshop,
Home
People
Publications
Multiprocessor Architecture Watch
Concurrency Abstraction Watch
Laboratory
 
Modern Embedded Systems: Compilers, Architectures, and Languages
Forum
Presentations
Previous topic  |  This topic  |  Next topic
Previous article  |  This article  |  Next article

GSRC Workshop, March 2002
Christian Sauer, 12 Apr 2002
Last updated: 12 Apr 2002

All workshop presentations (chronological)

Attached files  
  • Power efficient Interconnection Networks.pdf · View · Download · 904 kbytes
  • Simulator and Compiler Flow.pdf · View · Download · 665 kbytes
  • Modeling Peripherals.pdf · View · Download · 579 kbytes
  • Iris, a device driver synthesizer.ppt · View · Download · 592 kbytes
 
Previous topic  |  This topic  |  Next topic
Previous article  |  This article  |  Next article
Send feedback to mescal@gigascale.org
You are not logged in
©1998-2008 GSRC